• Home
  • Articles
  • Basics
  • Components
  • Projects
  • Communications
  • MCQ

WatElectronics.com

You are here: Home / MCQ / Direct Memory Access Question & Answers

Direct Memory Access Question & Answers

December 13, 2021 By WatElectronics

This Article lists 100+ Direct Memory Access MCQs for engineering students. All the Direct Memory Access Questions & Answers given below includes solution and link wherever possible to the relevant topic.

The term DMA stands for direct memory access and it is a feature in computer networks. This feature permits particular hardware systems to allow the memory of the main system like RAM separately from the CPU.

Many systems use direct memory access like graphics cards, sound cards, disk drive controllers, network cards, etc. In multi-core processors, direct memory access can also be used for intra chip data transfer.

Computers including DMA channels transfer data from one device to other with very little CPU overhead as compared to computers with no DMA. Likewise, a processing element in a multi-core computer can transmit data to its local memory without using its processor time, allowing calculation & data transfer to continue in parallel.

1). Access to the I/O devices through the peripheral bus is?
HintAs compared to system bus, it is very slow.
2). DMA transfers data between-------
HintThe data transfer can be done in between memory & processor.
3). DMA stands for----?
HintMemory access can be done directly.
4). For transfer of data, devices inform the DMA through------?
HintIt is also known as data request.
5). DMA acts as------ to the CPU for data transfer.
HintIn slave mode CPU programs the DMA and in master mode DMA takes control over the system bus..
6). -------- programs the DMA controller?
HintIt is also known as central processing unit.
7). DMA controller is connected to---------
HintTo provide faster transfer of data DMA controller is connected to system bus..
8). DMA controllers vary depending on-------?
HintIt depends on transfer type and channels.
9). The number of I/O devices controlled by DMA depends on---?
HintIt depends on the number of channels.
10). Fastest DMA transfer type is------
HintA Flyby transfer requires only a single memory cycle.
11). Fetch and deposit transfer is also known as---?
HintDual cycle, dual address, etc.
12). The---------transfer is more efficient for interfacing devices with different data bus sizes?
HintBoth the deposit and fetch are used.
13). Slowest transfer mode of DMA is-----
HintIn this transfer mode DMA controller has to attribute for system bus with each transfer.
14). DMA controller performs multiple DMA transfers in -----mode?
HintIt performs in demand and block mode.
15). -------determines the number of DMA transfers remaining?
HintThis register is decremented after every transfer.
16). ---------- is useful for performing double buffered data acquisition.
Hintwhile DMA transfers are performed on current buffers, with buffer chaining a channel can interrupt the DMA and reprogram it with next address and count parameters.
17). While making network interfaces transfers, DMA makes use of--------------?
HintThe data stores within a buffer.
18). When there are no pending valid DMA requests 82C37A enters into------?
HintState I is known as Ideal state.
19). The first four states of 82C37A are used for-------?
HintTotal of eight states are required for a single transfer in 82C37A. The first four states are required for read-from-memory half and the last four are required for write-from –memory half of the transfer..
20). The DMA controller is programmed using ------------
HintIts programming can be done through registers and commands.
21). DREQ is a------------signal.
HintIt is a hardware or software signal.
22). The controller stops transferring when-----?
HintWhen the register flows under fized rag
23). After programming, until the DMA request occurs, the controller will be in the----------state?
HintIt is an absolute state.
24). 8257 DMA controller is a------?
HintIt includes four channels.
25). In 8257 DMA the address of the first memory location to be accessed is loaded in------?
Hint It handles the address that is transmitted to the memory unit.

Direct Memory Access Question & Answers for Interviews

26). For each channel 8257 DMA controller has two------registers?
HintIt handles with 16 bit data sets.
Please refer to this link for Shift Registers
27). Type of operation of the channel in 8257 is indicated by-------bits of terminal count register?
HintIt is the most significant 2-bit.
28). DMA transfers can cause-----?
HintIt is the is the uniformity of shared resource data.
29). To initiate the transfers the processor programs the DMA by sending-----?
HintThe number of words within a block.
30). While accessing the bus DMA controller is given -----?
HintIt gives more preference as compared to processor.
31). ---------has higher reliability.
HintAll devices participate within the next bus master selection.
32). In-------mode, DMA gives control of buses to CPU after transfer of every byte of data?
HintIt is a technique to access RAM.
33). Modes of operation in DMA includes….?
HintThey are burst, transparent and cycle stealing.
34). Which of the following offers an efficient technique to transfer the information from a device to memory?
HintThe direct memory access controller is used.
35). Which of the following doesn’t contain a DMA?
HintIt helps in transmitting data for the systems
36). Which of the device contains buffer filling with low range?
HintThis controller acts like a hardware implementation for buffer filling in low level.
37). The DMA controllers depending on the capacity of addressing are….?
HintThey are 1D, 2D & 3D
38). In 1D type DMA, how many address registers are there?
HintAs the name suggests, it includes single address register..
39). A data bus is used to transfer the information from ……to destination?
HintIt is one kind of controller.
40). The bus request from the CPU can be done by using…..?
HintIt is mainly used to request the bus from the CPU
41). The signal used to recognize the error within DMA is….?
HintA signal from a device used to attach to a computer.
42). Which of the following signal allows the DMA to choose the peripheral?
HintThe LPC signal is used to select the peripheral.
43). A buffer used by an address mode within DMA for data holding temperorily?
HintThis mode includes dual address within DMA.
44). An address stride can be provided by…..model?
HintIt is used to calculate the offset toward the base address on the count terminal.
45). The data transfer in DMA can be controlled through….?
HintThese are used to interact with a computer.
46). Cycle stealing method is used in…?
HintIt is used to transfer the data in DMA mode.
47). For which of the following, access time is very faster?
HintIt uses Flip Flop for storing every bit.
48). The data transfer within a DMA is ….?
HintFrom Input/Output to memory.
49). The DMA transfer can be done started through…?
HintThese are used to communicate with a computer.
50). The data transfer mode among the memory & I/O devices is called…?
HintIn computer systems, it is one kind of feature.

Direct Memory Access Question & Answers for Exams

51). The performance of DMA transfer can be done through ……?
HintIt is a control circuit.
52). In direct memory access transfers, the necessary addresses & signals are provided by the…?
HintA hardware device that permits I/O devices for accessing memory directly through less involvement of the processor.
53). The DMA controller includes….registers?
HintThey are block length, source address, destination address, byte counter & a temporary data register..
54). Which of the following bus is used to connect the controller?
HintBy using this bus, the data transfer can be done from the microprocessor of computer to the main memory..
55). The method where the DMA steals the processor’s access cycles to manage is known as…?
HintIt is a technique used to access computer memory.
56). The method which is used by the controller to provide complete access for main memory is?
HintOnce you send single address toward the memory instead of checking the data simply for the particular address.
57). The DMA controller registers are….?
HintThese are integers, data units & memory addresses..
58). To reduce the clash on the BUS possession, we use ______?
HintBus arbitration is a method where next device turns into the bus controller by transmitting bus mastership toward another bus.
59). Which of the following technique avoids the CPU for particular data transfer types?
HintIt is also abbreviated as direct memory access.
60). The technique used for the long distance communication is?
HintTransmission of data like sequential units
61). Cycle stealing is used for data transfer based on…?
HintData transfer can be done based on direct memory access.
62). Which of the following device assists DMA transfer?
HintIt is a processing element.
63). How many types of DMA transfer?
HintThey are memory to memory, auto initialize & DMA controller..
64). The DMA channels numbered in old computers are…?
HintThe numbering of channels are 0.1.2 & 3.
65). The 16-bit industry standard architecture introduced ……bus?
HintThis bus includes a sequence of slots over the motherboard where cards are placed.
66). The industry standard architecture or ISA is a…?
HintIn computer architecture, it is a communication system used to transfer data in between components within a computer..
67). The data transferred by each DMA per second is?
HintIt is 16000000 bits.
68. The system resources are classified into …types?
HintI/O & memory addresses, DMA channels, IRQ.
69). Types of DMA device?
HintThe first party, third party and bus master.
70). Host platform DMA are classified into…types?
HintThey are DMA & DVMA.
71). Components in the DMA software are…types?
HintThey are handles, cookies & windows.
72). The most complex microcontrollers uses ……controller?
HintThis is mainly used for avoiding the CPU occupies.
73). How many DMA controllers are there in high density devices?
HintThese controllers include 12 independent channels.
74). Which of the following is used to transfer the data from memory to memory, peripheral to peripheral & peripheral to memory?
HintThis is used to transfer the memory to peripheral.
75). DMA channels assigned one of …. Priority levels?
HintThey are high, very high, low & medium.

Direct Memory Access Question & Answers for Quiz

76). DMA channel is configured to transmit data into the …. ?
HintIt is a data structure that works with a single buffer.
77). Which of the following is a perfect solution for data stream?
HintIt is one kind of controller.
78). Which of the following accesses only … for transferring actual data?
HintIt is used to transfer the data.
79). DMA uses …. Bus cycles to transfer single word between memories?
HintIt is an example of a point-to-point read bus.
80). Every channel in DMA programming can be controlled through?
HintThese are computer memories.
81). Registers used in DMA controller programming includes…?
HintThey are Memory address, number of data, configuration & peripheral address
82). What is DTFR?
HintIt is used to choose the interrupt signal
83). What is DMAC?
HintThis is used to transfer the data.
84). In DMA mode, how the data transfer can be done…?
HintIn DMA mode, the data transfer can be done directly without any interference from the central processing unit.
85). In 8257 DMA, very four channels include?
HintThe registers are DMA address & a terminal count.
86). Which of the following pin is used to disable all the DMA channels through removing the mode registers is?
HintAn asynchronous input that tristate all the control lines.
87). Which of the following pin is used to write data throughout DMA write operation?
HintIt is an active low pin.
88). The pin that is used to strobe the maximum memory address byte can be generated through the DMA into the latch can be done by?
HintThis pin signifies address strobe.
89). The DMA controller at a time access how many channels?
HintThese channels are used through high speed devices
90). DMA controller IC includes….pins?
HintThe pin configuration of this IC is similar to Keyboard IC.
91). 8237 DMA IC includes …I/O channels?
HintThese channels have the flexibility to increase the number of channels.
92). The main blocks in the 8237A are?
HintThey are timing control, Program command control & Priority encoder.
93). Which of the following block is used to decode the microprocessor commands given to the DMA?
HintA program that includes a command control.
Please refer to this link to know more about Microprocessor
94). 8237A operates in … cycles?
HintThey are active and idle.
95). In8237A, each cycle includes…states?
HintThe states range from S0 to S6
96). Every channel in 8257 IC includes ….registers?
HintThe registers are DMA address and terminal count.
97). The overload work on the CPU can be decreased by…?
HintUsing direct memory access.
98). Which of the following problem occurs while DMA transfers the data?
HintWhen the main memory & cache may include incompatible copies of the similar object.
99). In which of the following IC includes two 16-bit registers
HintThis IC is the example of DMA
100). Which of the mode is fastest in DMA
HintBoth the modes are very fast.
clock.png

Time is Up!

clock.png

Time's up

Recent Posts

  • MQ2 Arduino Gas Sensor : Pin Configuration & Its Working
  • What is DMA Controller : Working & Its Applications
  • What is Low Noise Amplifier : Working, Types, Design & Its Applications
  • What is AVR Microcontroller : PinOut, Working & Its Applications
  • What is I3C Protocol : Working & Its Applications
  • What is IEEE 488 Bus or GPIB : Working & Its Applications
  • What is Antenna Array : Architecture & Its Applications
  • What is Digital Potentiometer : Working & Its Applications
  • What is Yagi Uda Antenna : Design, Working & Its Applications
  • What is Preprocessor : Definition, Syntax & Its Commands
  • What is a Heat Sink : Working and Its Applications
  • What is PID Controller : Working, Types & Its Applications

Categories

  • Articles (20)
  • Basics (112)
  • Communications (52)
  • Components (39)
  • Digital Electronics (41)
  • Digital Signalling (3)
  • Electronics (169)
  • Embedded Systems (11)
  • Magnetism (5)
  • Microprocessors (3)
  • Modulation (1)
  • Projects (15)

Subscribe to Our Newsletter

Don’t miss these articles!

We don’t spam! Read our privacy policy for more info.

Check your inbox or spam folder to confirm your subscription.

Category

  • Electronics
  • Components
  • Digital Electronics
  • Embedded Systems
  • Projects

Most Read

  • Electronic Components
  • Multiplexer
  • ARM Architecture
  • 8051 Microcontroller Architecture

ABOUT

  • Contact Us
  • Privacy Policy

Copyright © 2021 · WatElectronics.com | Contact Us | Privacy Policy